Abstract

Data-Strobe encoding is a simple encoding system. A clock signal is simply recovered by the XOR of Data line and Strobe line. The recovered clock signal may be used to strobe the Data line. This logic is easy to be implemented with small amount of logic. However, this simple decoding way causes a race condition. When Data line changes the state, the recovered clock also changes the state. Therefore, the strobe signal, which is the recovered clock, and the Data are in the race condition. The result depends on propagation delay and set-up/hold time of the device. One has to carefully route the signal in the device. Thus, the race condition obstructs portability of the decoder logic in FPGA.

Simple solution to avoid the race condition is to synchronize the input signals. It is safe and simple way. However, the sampling interval must be shorter than the bit interval. Therefore, this kind of decoder can not extract maximum performance of the logic devices compare to the simple logic using the recovered clock. In this paper, we will present new idea to avoid the race condition. The new decoder logic works up to the maximum speed of devices.