HIGH PERFORMANCE PPC BASED DPU WITH SPACEWIRE RMAP PORT

Session: SpaceWire Components

Short Paper

Pekka Seppä, Petri Portin

Patria Aviation Oy, Systems/Space, Naulakatu 3, FI-33100, Tampere, Finland

Omar Emam

ENS - Future Mission Systems, EADS Astrium, Gunnels Wood Road, Stevenage - SG1 2NJ, England - UK

Wahida Gasti

European Space Agency, Postbus 299, NL-2200 AG Noordwijk, The Netherlands
Chris McClements, Steve Parkes

University of Dundee, School of Computing, Dundee, Scotland, UK

E-mail: <u>pekka.seppa@patria.fi</u>, <u>petri.portin@patria.fi</u>, <u>omar.emam@astrium.eads.net</u>, <u>wahida.gasti@esa.int</u>, <u>chris@star-dundee.com</u>, <u>sparkes@computing.dundee.ac.uk</u>

ABSTRACT

This paper presents a high performance Data Processing Unit (DPU) with a SpaceWire RMAP Interface. Over 1000 MIPS / 800 MFLOPS performance at 800 MHz CPU clock is achieved with a high performance PowerPC CPU. The DPU has two SpaceWire links operating at up to 100 Mbits/s, one with RMAP. These are used to connect the DPU to other SpaceWire nodes. The DPU's 100 Mbits/s RMAP port can be RMAP Initiator, an RMAP Target or both. The DPU has been developed for use on the MARC demonstrator.

The SpaceWire RMAP port of the DPU is implemented by using ESA's SpaceWire RMAP IP Core. This allows that the RMAP port of the DPU supports both the Initiator RMAP Interface and Target RMAP Interface. The VHDL RMAP IP Core is integrated in the DPU system by VHDL user logic which allows CPU / user software to access all the RMAP IP functions and generates interrupts for the CPU for fluent software execution.

The RMAP IP Core along with the CPU bus interface, memory interfaces with DMA, UART and Interrupt controller are implemented in Actel Axcelerator AX2000 FPGA.